Job Description

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsofts expanding Cloud Infrastructure and responsible for powering Microsofts Intelligent Cloud mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Cloud Compute Development Organization is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.We are looking for a Logic Design Engineer to join the team.Responsibilities:

• Be part of a design team developing advanced components of the memory sub-system

• Own multiple blocks within a complex, coherent fabric and bridge IP

• Be responsible for all aspects of the design flow including RTL coding, Lint, CDC, timing closure, etc

• Collaborate with team members to define interfaces and make optimal design choices

• Work with the verification teams to develop test plans and ensure functional correctness

• Interface with performance modeling, physical design, design for test, and other teams to optimize tradeoffs

Qualifications:

• BS/MS in Electrical Engineering, Computer Engineering or Computer Science

• 2+ years of experience in digital logic design for ASIC or FPGA

• Knowledge of the logic design flow including RTL coding, RTL simulation, synthesis, timing constraints, timing closure

Additional Preferred:

• Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting, etc).

• Demonstrated proficiency in Computer Architecture, Digital Design, CPU/SoC design principles as part of CPU, SoC and/or IP development

• Demonstrated experience and knowledge of design clock crossings and power/UPF.

• Ability to write scripts using Perl, Tcl, Python etc.

• Experience in building and integrating any of the IPs such as protocol bridges, PCIe, cache controllers, memory controllers and DDR, security engines.

• Experience in building functional fabrics using Coherent and Non-Coherent protocols.

• Familiarity with Industry standard interface protocols such as AXI or CHI.

• Familiarity with Synthesis and STA tools.

• Good verbal and written communication skills.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the .

Microsoft